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1571 ABSTRACT 
A circuit for high resolution decoding of multi-anode 
microchannel array detectors consisting of input regis- 
ters accepting transient inputs from the anode array, 
anode encoding logic circuits connected to the input 
registers, midpoint pipeline registers connected to the 
anode encoding logic circuits and pixel decoding logic 
circuits connected to the midpoint pipeline registers. A 
high resolution algorithm circuit operates in parallel 
with the pixel decoding logic circuit and computes a 
high resolution least significant bit to enhance the multi- 
anode microchannel array detector’s spatial resolution 
by halving the pixel size and doubling the number of 
pixels in each axis of the anode array. A multiplexer is 
connected to the pixel decoding logic circuit and allows 
a user selectable pixel address output according to the 
actual multi-anode microchannel array detector anode 
array size. An output register concatenates the high 
resolution least significant bit onto the standard ten bit 
pixel address location to provide an eleven bit pixel 
address, and also stores the full eleven bit pixel address. 
A timing and control state machine is connected to the 
input registers, the anode encoding logic circuits, and 
the output register for managing the overall operation 
of the circuit. 
7 Claims, 11 Drawing Sheets 
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fourfolds is shown in FIG. 2. The electron cloud diame- 
CIRCUIT FOR HIGH RESOLtJ"ION DECODING ter must be sufficient to illuminate at least two anodes (a 
OF ~ ~ ' I T - A N O D E  MICROCHANNEL ARRAY two-fold) in order to allow for the unique decoding of 
DETECTORS the position of the event. Owing to size variations in the 
5 electron cloud emanating from the MCP, the decoding 
algorithm must be capable of coping with higher-order ORIGIN O F  THE INVENTION 
The invention described herein was made by an em- folds. As FIG. 2 illustrates, every higher-ordered fold 
ployee of the United States Government, and may be can be reduced to an equivalent two-fold (that two-fold 
manufactured and used by or for the Government for which occupies the Same pixel as the higher-ordered 
governmental Purposes without the Payment of any lo fold). Notice that in .the case of a three-fold (or any 
royalties thereon or therefor. odd-fold) there are two possible equivalent two-folds. A 
decoder's function is to take an arbitrarily ordered fold 
and infer the corresponding pixel position of the event. 
This invention relates to a circuit for high resolution Since there is one decoder input for each anode, a single decoding of multi-anode microchannel array detectors l5 axis requires 2n+2 inputs. A typical value for is 32, in 
which includes enhancement of the high resolution by 
a single axis of the detector. Because of the large num- normal signal processing period. 
ber of inputs and complicated requirements for legal 
20 events, event decoding cannot easily be reduced to a 
TECHNICAL FIELD 
parallel of the least significant bit during the which the decoder accommodate 66 inputs Or 
BACKGROUND ART 
The multi-anode microchannel array (MAMA) de- 
tector employs a photocathode for photon/electron 
conversion, a microchannel plate (MCP) for electron 
multiplication and a proximity focused anode array 
combined with charge amplifiers for event detection. 25 
Digital decoding electronics interpret the charge ampli- 
fier outputs to determine the pixel position of an event. 
The block diagram of a prior art MAMA detector is 
shown in FIG. 1. 
employ arrays which consist of two sets of interleaved 
anodes in a repeating series (see FIG. 2) which for his- 
torical reasons are called "fine-fine" anode arrays. The 
first set of anodes is on top and consists of n anodes 
(which repeats for n+2 cycles) and the second set is on 35 
the bottom and consists of n+2 anodes (which repeats 
for n cycles). This results in a total of n*(n+2) pixels, 
where n must be even to insure unique decoding over 
the entire array. Another pair of anode sets (not shown 
in FIG. 2) of m and m+2 anodes run underneath and 40 
perpendicular to the first pair of anode sets, resulting in 
a total of m*(m+2) pixels in the perpendicular axis. A 
pixel is defined as spanning from one anode's center line 
to the next anode's center line. 
plex algorithm involving coincidence discrimination for 
determining the position of a given photon event. Coin- 
cidence discrimination is the process of taking two or 
more anodes which experience electron pulses which 
are coincident in time and inferring the pixel location of 50 
the event in the anode array from the combination of 
anodes. While coincidence discrimination requires a 
more complex position decoding algorithm than would 
be needed for a configuration of discrete anodes @e. a 
separate and unique anode for each pixel), it requires far 55 
fewer anodes and therefore far fewer charge amplifiers. 
The size of the electron cloud due to a single photon 
event varies depending on the characteristics of the 
microchannel plate or, simply, MCP as well as bias 
voltages applied to the photocathode, MCP and anode 60 
array. The electron cloud diameter is quantized by the 
total number of anodes illuminated in a given axis, also 
referred to as the order of the fold. For example, a 
three-fold designates the situation in which three con- 
tiguous anodes are struck by sufficient numbers of elec- 65 
trons to have voltages greater than some user-specified 
threshold. A scaled-down version of one axis of a fine- 
fine anode array (n=4) with one-, two-, three-, and 
The current generation of prior art MAMA detectors 30 
The configuration of a fine-fine array requires a com- 45 
single step process. The algorithm for event decoding is 
therefore divided into two stages: anode encoding, 
which is the process of converting a k-fold into the 
equivalent two-fold for arbitrary k (see FIG. 2); and 
pixel decoding, which is the process of translating the 
equivalent two-fold into the corresponding pixel posi- 
tion. 
STATEMENT OF THE INVENTION 
It is therefore an object of the present invention to 
improve the multi-anode microchannel array detector's 
pixel spatial resolution. 
This and other objects are achieved by providing a 
new algorithm incorporated into a CMOS Application 
Specific Integrated Circuit (ASIC) decoder which im- 
proves the MAMA detector's pixel spatial resolution. 
The circuitry which implements the new algorithm 
does not degrade the detector throughput and does not 
require any modifications to the detector tube. The 
standard MAMA detector has a pixel size of 25x25 
microns, but with the new decoder circuit the pixel size 
is reduced to 12.5 x 12.5 microns. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a prior art Multi-Anode 
Microchannel Array detector. 
FIG. 2 is a depiction of a prior art fine-fine array 
single axis with multi-folds. 
FIG. 3 is a simplified block diagram of the MAMA 
decoder Application Specific Integrated Circuit of the 
present invention. 
FIG. 4 illustrates normal resolution versus high reso- 
lution achieved with even-odd discrimination. 
FIG. 5 illustrates how each standard pixel is con- 
verted into four high resolution pixels in a two dimen- 
sional array. 
FIG. 6a illustrates the circuit which determines 
whether there is a single event in a given set of anodes. 
FIG. 6b illustrates the circuit which determines 
whether there is an adjacent event in a given set of 
anodes. 
FIG. 6c illustrates the circuit which determines 
whether there is a triple event in a given set of anodes. 
FIG. 7 depicts the circuit which determines if an 
event is an even-fold or an odd-fold and sets the LSB 
accordingly. 
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FIG. Sa depicts the circuit which determines which The equivalent two-fold is simultaneously decoded in 
of the top set of anodes have an event occurring, either parallel for array sizes of 224, 360, 960 and 1024 pixels. 
single, adjacent or triple. The pixel address output is user-selectable by multi- 
FIG. 8b depicts the circuit which determines which plexer 5 according to the actual MAMA detector anode 
of the bottom set of anodes have an event occurring, 5 array size in use. While the standard pixel address is 
either single, adjacent or triple. being computed, circuitry 7, which computes a high 
FIG. 9 depicts the circuit which determines if the resolution least significant bit, operates in parallel. This 
asserted anodes in a given set of anodes (either top or extra least significant bit enhances the MAMA detec- 
bottom) are legal, i.e., that there is one and only one tor’s spatial resolution by halving the pixel size and 
event occurring. 10 doubling the number of pixels in each axis. The high 
FIG. 10 depicts the circuit which determines if the resolution least significant bit is concatenated onto the 
asserted anodes in both sets of anodes (top and bottom) standard pixel address, at which point the full eleven bit 
form a legal combination. address is stored in output register 24. Output register 
FIG. l l a  shows an image of a portion of an Air Force 24 maintains a valid pixel address while new inputs are 
Test Target taken without the high resolution option. 
FIG. l l b  shows an image of a portion of an Air Force The gate array design decodes any user selected com- 
Test Target taken with the high resolution option. bination of two-, three-, four-, five- and six-folds. Since 
FIG. 12a displays high and low resolution traces odd-ordered folds have two possible equivalent two- 
through the Group 2 horizontal elements shown in the folds and therefore correspond to two possible pixels, 
Air Force Test Targets from FIG. 11. 20 they can be handled by choosing the left pixel, choosing 
FIG. 126 displays high and low resolution traces the right pixel, or alternating between the two. The 
through the Group 3 horizontal elements shown in the ASIC can decode a single axis of 224, 360,960 or 1024 
Air Force Test Targets from FIG. 11. pixels; it thus serves as a universal decoder, capable of 
15 propagating through the circuit. 
interpreting the output of any of the currently existing 
25 MAMA detectors which utilize the fine-fine anode 
arrays. For example, a 360 by 1024 pixel MAMA detec- 
DETAILED DESCRIPTION OF THE 
INVENTION 
I have designed a new Application Specific Inte- tor would require one decoder chip for the 360 pixel 
grated Circuit (ASIC) which serves as a decoder for axis and another for the 1024 pixel axis. Although both 
MAMA detectors. The MAMA decoder ASIC was of these decoder ASICs are identical, one chip would 
fabricated as a 1.5 micron CMOS gate array. This chip 30 act as the timing master and the other chip would serve 
includes circuitry which implements a new algorithm as the timing slave, with communication between the 
for improving the spatial resolution of a MAMA detec- two carried out by dedicated handshake lines. In the 
tor. The high resolution circuitry and its associated event that the slave detects an event input when the 
algorithm are described below. master does not, the slave can send a handshake signal 
A simplified block diagram of my MAMA decoder 35 to the master causing the master to reset itself as well as 
ASIC 1 is shown in FIG. 3. The circuit consists of input the slave, leaving both chips ready to accept new event 
registers 2, anode encoding logic 4 & 6, midpoint pipe- inputs. 
line registers 8,9 & 10, pixel decoding logic 12,14,16 & The special feature incorporated into MAMA de- 
18, output register 20 and a timing and control state coder ASIC l is high resolution decoding. In a standard 
machine 22 to manage the overall operation. The de- 40 MAMA detector pixel size is equal to the spacing of the 
coder ASIC operates in the following manner: transient anodes, but the spatial resolution of the MCP is gener- 
inputs 24 (which are not always precisely coincident in ally about twice that of the anode array. This implies 
time or of uniform duration due to sensitivity-and speed that the detector is capable of spatial resolution twice as 
variations in the individual charge amplifiers) are stored high as that achieved with the original fine-fine decod- 
in edge-triggered flip-flops 21. Because the inputs 24 to 45 ing scheme. It is possible to increase the resolution of 
the decoder inputs are connected directly to the clock the detector without changing the detector itself, but 
pins of flip-flops 21, flip-flops 21 act as edge-triggered only by altering the readout electronics. Presented here 
latches. The Occurrence of an event in any one of the is a new technique for halving the pixel size which I call 
input lines initiates a sequence of actions within timing even-odd discrimination. This new algorithm is incor- 
and control state machine 22. The maximum allowed 50 porated into the decoder ASIC 1 as a user-selectable 
delay between the earliest and latest charge amplifier mode, which enabled the first tests of this technique as 
outputs from a single event is called the amplifier skew. described below. Even-odd discrimination involves 
After a user controlled period corresponding to the differentiating between even-folds and odd-folds to 
amplifier skew, state machine 22 connects the Q outputs generate a single least significant bit (LSB), thereby 
with the D inputs of input flip-flops 21, thereby freezing 55 halving the pixel size and doubling the number of pixels 
the state of flip-flops 21. Multiple blocks of parallel in each axis. The value of the least significant bit de- 
combinational logic 4, 6, perform the anode encoding pends on whether the throw left or the throw right 
(mentioned earlier) of the inputs into .the equivalent option is used for handling odd-ordered folds. In the 
twofold. After another user-specified period (corre- case of throw left, the LSB is high only if the event is an 
sponding to the time required for anode encoding), state 60 odd-fold, whereas in the case of throw right, the LSB is 
machine 22 stores the equivalent two-fold and the num- high only if the event is an even-fold and is low other- 
ber of anodes asserted in each axis in midpoint pipeline wise. This operation can be performed in parallel with 
data registers 8, 9 and 10. At this time, pixel decoding the standard decoding procedure with no loss of de- 
begins and a new event may start the anode encoding coder speed and requires only the addition of minimal 
process. The pixel decoding process is performed by 65 hardware to the standard decoding circuitry (although 
ROM Look-Up Tables 12, 14, 16 and 18 (LUTs) which the memory size must be quadrupled). FIG. 4 illustrates 
convert the equivalent twofold output of midpoint reg- normal resolution (labeled STANDARD PIXELS) 
isters 8 and 10 into the corresponding pixel location. versus high resolution achieved with even-odd discrimi- 
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nation (labeled EVEN-ODD PIXELS). Standard pixels 
are twice the size, and span from the center of one 
anode to the next, whereas the even-fold pixels are 
centered between the anodes and the odd-fold pixels are 
centered on the anodes themselves. FIG. 5 illustrates 
how each standard pixel is converted into four high 
resolution pixels in a two dimensional array. There are 
two possibilities: if odd-folds are always binned in the 
left hand standard-size pixel (the “throw left” option), 
then odd-fold pixels have an LSB of one and even-fold 
pixels have an LSB of zero. Conversely, if odd-folds are 
always binned in the right hand standard-size pixel (the 
“throw right” option), then odd-fold pixels have an 
LSB of zero and even-fold pixels have an LSB of one. 
The major difference between even-odd discrimination 
and previous decoding schemes is that previous decod- 
ers made no use of the information contained in whether 
an event generated an even-fold or an odd-fold. 
The circuitry which implements this algorithm is 
shown in FIGS. 6a, 6b, 6c and 7. The first task required 
is that of determining whether the current event is an 
even-fold or an odd-fold. Each anode set is examined 
separately to determine the number of active anodes: 
one (single event), two (adjacent event) or three (triple 
event). By combining the information from both anode 
sets of a single axis, the order of the fold may be deter- 
mined. For example, a single event in the top set of 
anodes combines with an adjacent event in the bottom 
set of anodes to make a 3-fold. FIGS. 6a-6c illustrate 
the circuits which determine whether there is a single 
event (FIG. 6a), adjacent event (FIG. 6b) or triple 
event (FIG. 6c) in a given set of anodes. For each possi- 
ble anode or anode combination, the circuits search for 
one, two or three anodes which are illuminated sur- 
rounded by unilluminated anodes on either side. Logi- 
cal NAND gates search for single events, adjacent 
events and triple events at each anode location. In each 
of the three cases, the outputs of the NAND gates are 
logically NANDed together forming a logical sum-of- 
products expression to determine if there is a single 
event, adjacent event or triple event. There are two sets 
of this circuitry, examining both sets of anodes in a 
given axis of the detector. An even-fold event is either 
a two-fold, four-fold or six-fold, corresponding to a pair 
of single events, a pair of adjacent events or a pair of 
triple events, respectively. FIG. 7 depicts the circuit 
which determines if an event is an even-fold or an odd- 
fold and sets the LSB accordingly. Three NAND gates 
32,34, 36, in the left side of FIG. 7 determine whether 
there is a two-fold, four-fold or six-fold. The three 
NAND gate outputs are inputs to NAND gate 38, the 
output of which is inverted by inverter 46, whose out- 
put is asserted if the current event is an odd-fold. The 
high resolution LSB is determined by exclusive OR 40 
(XOR) of the odd-fold signal and the throw right signal 
(a user input) and the LSB is stored in register 44. Fi- 
nally, if the decoder chip is in high resolution mode, 
multiplexer 42 concatenates the high resolution LSB to 
the most significant bits which were determined in a 
separate parallel operation. 
Besides determining the value of the high resolution 
least significant bit, the MAMA decoder ASIC 1 must 
verify the validity of the current event. This verification 
is performed by the circuitry shown in FIGS. Sa, 8b. 9 
and 10. The individual anode single, adjacent and triple 
event complementary signals (SE(i), AE(i) and TE(i) 
where i is the anode number) which were generated by 
the circuits shown in FIGS. 6a, 6b and 6c serve as the 
5 
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inputs to the circuits shown in FIGS. Sa and 8b. The 
circuits shown in FIGS. Sa and 8b use NAND gates to 
combine the three signals SE(i), AE(i) and TE(i) for 
each anode, i, to determine if each anode has an event, 
denoted EVENT(i) for anode i. The EVENT(i) signals 
are inputs to the circuit shown in FIG. 9, which requires 
that one and only one of the input signals be asserted in 
order for the event to be legal. Because of the way in 
which the anode encoders 4 and 6 (shown in FIG. 3) 
define single, adjacent and triple events, it is not possi- 
ble for two contiguous anodes to have events. For ex- 
ample, anodes 8 and 14 (which are not contiguous) 
could have simultaneous events, but anodes 8 and 19 
(which are contiguous) could not have have simulta- 
neous events. Therefore the circuit in FIG. 9 uses OR 
gates to combine contiguous anode event signals, 
thereby halving the width of the data path. The data 
path width is successively reduced by first eight parallel 
one bit adders, then by four parallel two bit adders, then 
by two parallel three bit adders, and finally by a single 
four bit adder. The output of the four bit adder is equal 
to the sum of the total number of simultaneous events 
occurring in the set of anodes being examined; since 
there are two sets of anodes, there are two such circuits 
as shown in FIG. 9 incorporated into the ASIC 1. A 
legal event has occurred if one and only one of the 
anodes experiences an event, i.e., one and only one of 
the E(i) are asserted high. The final AND gate in FIG. 
9 checks the output sum of the four bit adder to insure 
that this is the case. If the event is legal, the LEGALA- 
NODE signal will be asserted high. FIG. 10 shows a 
circuit which determines if the events on the two sets of 
anodes form a legal combination. The two sets of an- 
odes are referred to as the TOP anodes and the BOT- 
TOM anodes. Legal anode combinations are examined 
in a logical sum-of-products form by two stages of 
NAND gates. The circuit in FIG. 10 asserts the 
LEGAL COMBINATION signal high if the numbers 
of anodes illuminated in both axes differ by zero or one, 
but no more than one. 
The high resolution even-odd discrimination algo- 
rithm has been successfully tested in preliminary imag- 
ing experiments at Stanford University. FIGS. lla-llb 
show two images of a portion of an Air Force Test 
Target, taken with and without the high resolution 
option. FIG. l l ~  was imaged in normal resolution mode 
and is magnified by a factor of two to make its scale 
identical to that of the high resolution picture in FIG. 
llb. While elements 2 through 6 of group 2 are clearly 
visible on the left side of both figures, the high resolu- 
tion image shown in FIG. llb obviously displays 
greater clarity. In addition, the low resolution image of 
elements 1 through 6 of group 3 are not resolved, 
whereas the high resolution image resolves individual 
bars down to group 3, element 5 for both horizontal and 
vertical elements. This point is more clearly shown in 
FIGS. 12u and 12b, which displays traces of brightness 
as a function of position through the group 2 and group 
3 elements for both low and high resolution. Each indi- 
vidual bar of the group 2 elements is clearly visible in 
FIG. 12u for both high and low resolution, although the 
peak-to-valley ratio is greater in the high resolution 
data. FIG. 126 clearly demonstrates the superior resolv- 
ing power of even-odd discrimination; low resolution 
resolves only the horizontal element 1 of group 3 
whereas high resolution resolves down to element 5. 
The optical system used for imaging the test pattern 
onto the detector had a demagnification factor of 2.78. 
7 
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The line pairs per millimeter of each element of groups 
2 and 3 as they appear on the detector are as follows 
(line-paidmm): 
Group 2, Element 2: 12.48; Element 3: 14.01; Element 
4:15.73 Element 5: 17.65; Element 619.82 
Group 3, Element 1:22.24; Element 2:24.96; Element 
3:28.08 Element 431.41; Element 535.31; Element 
6:39.75 
It is important to note that because of sampling errors 
and imperfections in the imaging optics, the results 
shown above are actually lower limits to the detector 
spatial resolution which can be achieved with the high 
resolution circuit. 
The only other method that I am aware of for achiev- 
ing high resolution decoding with the current genera- 
tion of MAMA detectors involves employing A/D 
converters in conjunction with the charge amplifiers to 
generate a real-time centroid. Given the current state of 
charge amplifier technology, this would prove very 
difficult due to charge amplifier nonuniformity and 
slow recovery time. It is doubtful that higher resolution 
could be achieved than that already demonstrated with 
even-odd discrimination, and so it is therefore not 
worth pursuing (in my opinion). 
To those skilled in the art, many modifications and 
variations of the present invention are possible in light 
of the above teachings. It is therefore to be understood 
that the present invention can be practiced otherwise 
than as specifically described herein and still will be 
within the spirit and scope of the appended claims. 
I claim: 
1. A circuit for high resolution decoding of multi- 
a plurality of input registers accepting transient inputs 
from an anode array; 
anode encoding logic means connected to said plural- 
ity of input registers for converting k-fold anode 
array events into an equivalent two-fold event for 
an arbitrary k; 
a plurality of midpoint pipeline registers connected to 
said anode encoding logic means for storing said 
equivalent two-fold events and for storing informa- 
tion pertaining to the number of anodes illuminated 
in said anode array; 
anode microchannel array detectors comprising: 
8 
lent two-fold events into a corresponding standard 
ten bit pixel address location; 
high resolution algorithm circuit means having a user 
selectable even-odd discrimination mode and oper- 
ating in parallel with said pixel decoding logic 
means for generating a high resolution least signifi- 
cant bit to enhance said multi-anode microchannel 
array detector’s spatial resolution by halving the 
pixel size and doubling the number of pixels in each 
axis of said anode array; 
multiplexer means connected to said pixel decoding 
logic means for allowing a user selectable pixel 
address output according to the actual multi-anode 
microchannel array detector anode array size; 
an output register for concatenating said high resolu- 
tion least significant bit onto said standard ten bit 
pixel address location thereby providing a full 
eleven bit pixel address, and for storing said full 
eleven bit pixel address; and 
timing and control state means connected to said 
plurality of input registers, said anode encoding 
logic means, and said output register for managing 
the overall operation of said circuit for high resolu- 
tion decoding of multi-anode microchannel array 
2. The circuit of claim 1 wherein said plurality of 
input registers each include edge-triggered flip-flops 
acting as edge-triggered latches. 
3. The circuit of claim 2 wherein said pixel decoding 
30 logic means comprises a plurality of ROM look-up 
tables. 
4. The circuit of claim 1 including throw-left and 
throw-right option for handling odd-ordered anode 
array event folds. 
5. The circuit of claim 4 wherein said throw-left op- 
tion produces a least significant bit only if said event is 
odd-fold and said throw-right option produces a least 
significant bit only if said event is even fold. 
6. The circuit of claim 5 comprising three NAND 
40 gates, determining whether said event is two-fold, four- 
fold or six-fold, inputting to a NAND gate combined 
with an inverter whose output is asserted if said event is 
an odd-fold event. 
7. The circuit of claim 6 further including an XOR 
5 
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pixel decoding logic means connected to said mid- 45 gate for user selection of the throw-right option. 
point pipeline registers for converting said equiva- * * * * *  
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